

TLV5610IYE TLV5608IYE

SLAS393 - OCTOBER 2003

2.7 V TO 5.5 V, 12- AND 10-BIT OCTAL DAC IN WAFER CHIP SCALE PACKAGE

FEATURES

- Eight Voltage Output DACs in One Package
 TLV5610IYE ... 12-Bit
 - TLV5608IYE ... 10-Bit
- Programmable Settling Time vs Power Consumption
 - 1 µs in Fast Mode
 - 3 μ s in Slow Mode
- Compatible With TMS320[™] DSP Family and SPI Serial Ports
- Monotonic Over Temperature
- Low Power Consumption:
 18 mW in Slow Mode at 3 V
 48 mW in Fast Mode at 3 V
- Power Down Mode
- Buffered, High Impedance Reference Inputs
- Data Output for Daisy Chainin

DESCRIPTION

APPLICATIONS

- Digital Servo Control Loops
- Digital Offset and Gain Adjustment
- Industrial Process Control
- Machine and Motion Control Devices
- Mass Storage Devices



The TLV5610IYE and TLV5608IYE are pin compatible eight channel 12-/10-bit voltage output DACs each with a flexible serial interface. The serial interface allows glueless interface to TMS320 and SPI, QSPI, and Microwire serial ports. It is programmed with a 16-bit serial string containing 4 control and 12 data bits.

Additional features are a power-down mode, an <u>LDAC</u> input for simultaneous update of all eight DAC outputs, and a data output which can be used to cascade multiple devices.

The resistor string output voltage is buffered by a rail-to-rail output amplifier with a programmable settling time to allow the designer to optimize speed vs power dissipation. The buffered, high-impedance reference input can be connected to the supply voltage.

The TLV5610IYE and TLV5608IYE implemented with a CMOS process and are available in a 20-terminal WCS package. The TLV5610IYE and TLV5608IYE are characterized for operation from –40°C to 85°C in a wire-bonded small outline (SOIC) package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TMS320 DSP is a trademark of Texas Instruments.

TLV5610IYE TLV5608IYE



SLAS393 - OCTOBER 2003



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

AVAILABLE OPTIONS

| | PACKAGE |
|---------------|----------------|
| TA | WCS(1) (YE) |
| 40%C to 95%C | TLV5610IYE |
| -40°C 10 85°C | TLV5608IYE |

(1) Wafer chip scale package. See Figure 13.

FUNCTIONAL BLOCK DIAGRAM



Terminal Functions

| TERMINAL | | 10 | DECODIDION |
|-----------|---------------|-----|---|
| NAME | NO. | 1/0 | DESCRIPTION |
| AGND | 10 | Р | Analog ground |
| AVDD | 11 | Р | Analog power supply |
| DGND | 1 | Р | Digital ground |
| DIN | 2 | I | Digital serial data input |
| DOUT | 19 | 0 | Digital serial data output |
| DVDD | 20 | Р | Digital power supply |
| FS | 4 | I | Frame sync input |
| LDAC | 18 | I | Load DAC. The DAC outputs are only updated, if this signal is low. It is an asynchronous input. |
| MODE | 17 | I | DSP/ μ C mode pin. High = μ C mode, NC = DSP mode. |
| PRE | 5 | I | Preset input |
| REF | 16 | I | Voltage reference input |
| SCLK | 3 | I | Serial clock input |
| OUTA-OUTH | 12–15, 6–9 | 0 | DAC outputs A, B, C, D, E, F, G and H |



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted (1)

| | UNIT |
|--|-----------------------------------|
| Supply voltage, (AV _{DD} , DV _{DD} to GND) | 7 V |
| Reference input voltage range | – 0.3 V to AV _{DD} + 0.3 |
| Digital input voltage rang | – 0.3 V to DV _{DD} + 0.3 |
| Operating free-air temperature range, T _A | -40°C to 85°C |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

| | | MIN | TYP | MAX | UNIT | |
|--|-------------------------------------|-----|-------|------|--|--|
| | 5-V operation | 4.5 | 5 | 5.5 | V | |
| Supply voltage, AvDD, AvDD | 3-V operation | 2.7 | 3 | 3.3 | V | |
| High level digital input, V_{IH} $DV_{DD} = 2.7 V \text{ to } 5.5 V$ | | | | | V | |
| Low level digital input, VIL | $DV_{DD} = 2.7 V \text{ to } 5.5 V$ | | | 0.8 | V | |
| | $AV_{DD} = 5 V$ | GND | 4.096 | AVDD | V _{DD} V V _{DD} V | |
| Reference voltage, v _{ref} | $AV_{DD} = 3 V$ | GND | 2.048 | AVDD | | |
| Load resistance, RL | | 2 | | | kΩ | |
| Load capacitance, CL | | | 100 | pF | | |
| Clock frequency, fCLK | | | 30 | MHz | | |
| Operating free-air temperature, TA | -40 | | 85 | °C | | |

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted⁽¹⁾

| POWER | -SUPPLY | | | | | | | | | |
|--------------------|---------------------------------------|------------------------|-----------------------------|----------|-----------------|----|------|------------------|--------|--|
| | PARAMETER | | TEST CONDITIONS | | | | | MAX | UNIT | |
| 1 | Davian averable averant | No load, Vref | | 4.096 V, | Fast | | 16 | 21 | | |
| DD | Power supply current | All inputs = DV_{DD} | or GND | | Slow | | 6 | 8 | mA | |
| | Power-down supply current | | | | | | 0.1 | | μΑ | |
| POR | Power on threshold | | | | | | 2 | | V | |
| PSRR | Power supply rejection ratio | Full scale, See Note | e 1 | | | | -60 | | dB | |
| STATIC I | STATIC DAC SPECIFICATIONS | | | | | | | | | |
| | Develotion | TLV5610IYE | | | | | 12 | | D'1- | |
| Resolution | | TLV5608IYE | | | | | 10 | | Bits | |
| 15.11 | late male calls a stitu | TLV5610IYE | | Code 40 |) to 4095 | | ±2 | ±6 | | |
| INL | Integral nonlinearity | TLV5608IYE | $v_{ref} = 2 v, 4 v$ | Code 20 | Code 20 to 1023 | | ±0.5 | ±2 | LSB | |
| | Differential poplingerity | TLV5610IYE | | Code 40 | Code 40 to 4095 | | ±0.5 | ±1 | | |
| DINL | Differential Horninearity | TLV5608IYE | v _{ref} = 2 v, 4 v | Code 20 | Code 20 to 1023 | | ±0.1 | ±1 | LOD | |
| E _{ZS} | Zero scale error (offset error at zer | ro scale) | | | | | | ±30 | mV | |
| E _{ZS} TC | Zero scale error temperature coeff | | | | | 30 | | μV/°C | | |
| EG | Gain error | | | | | | ±0.6 | %Full Scale V | | |
| EGTC | Gain error temperature coefficient | | | | | | 10 | | ppm/⁰C | |

(1) Power supply rejection ratio at full scale is measured by varying $\mathsf{AV}_{\mathsf{DD}}$ and is given by:

 $PSRR = 20 \log \left[(E_G(AV_{DD}max) - E_G(AV_{DD}min)) / V_{DD}max \right]$

TLV5610IYE TLV5608IYE

TEXAS INSTRUMENTS www.ti.com

SLAS393 - OCTOBER 2003

ELECTRICAL CHARACTERISTICS (CONTINUED)

| OUTPU | T SPECIFICATIONS | | | | | | | | |
|-----------------|---------------------------------|---|----------------------|------|-----|-------|------------------|------|--|
| | PARAMET | TEST CONDITION | NS N | lin | ТҮР | MAX | UNIT | | |
| VO | Voltage output range | | $R_L = 10 \ k\Omega$ | | 0 | AV | DD-0.4 | V | |
| | Output load regulation accuracy | $R_L = 2 k\Omega vs 10 k\Omega$ | | | | ±0.3 | %Full Scale V | | |
| REFERENCE INPUT | | | | | | | | | |
| | PARAMETER | TEST COND | TIONS | | MIN | I TYP | MAX | UNIT | |
| VI | Input voltage range | | | | (|) | AVDD | V | |
| RI | Input resistance | | | | | 100 | | kΩ | |
| Ci | Input capacitance | | | | | 5 | | pF | |
| | Deference input hereduidth | | teede 0:000 | Fast | 2.2 | | | MHz | |
| | Reference input bandwidth | $v_{ref} = 0.4 v_{pp} + 2.048 vdc, Inpu$ | Slow | | | 1.9 | | MHz | |
| | Reference feedthrough | V _{ref} = 2 V _{pp} at 1 kHz + 2.048 Vdc | c (see Note 1) | | | -84 | | dB | |

(1) Reference feedthrough is measured at the DAC output with an input code = 0x000.

| DIGITAL INPUTS | | | | | | | | | | |
|----------------|----------------------------------|---|----------------------|-----|-----|-----|------|--|--|--|
| | PARAMETE | R | TEST CONDITIONS | MIN | TYP | MAX | UNIT | | | |
| Ιн | High-level digital input current | | $V_I = DV_{DD}$ | | | 1 | μΑ | | | |
| ЧL | Low-level digital input current | | V _I = 0 V | -1 | | | μA | | | |
| Ci | Input capacitance | | | | 8 | | pF | | | |

| DIGITAL | DIGITAL OUTPUTS | | | | | | | | | | |
|---------|-----------------------------------|--|-----|-----|-----|------|--|--|--|--|--|
| | PARAMETE | TEST CONDITIONS | MIN | TYP | MAX | UNIT | | | | | |
| VOH | High-level digital output voltage | $R_L = 10 \ k\Omega$ | 2.6 | | | V | | | | | |
| VOL | Low-level digital output voltage | $R_L = 10 \text{ k}\Omega$ | | | 0.4 | V | | | | | |
| | Output voltage rise time | $R_L = 10 \text{ k}\Omega, C_L = 20 \text{ pF}, \text{ Include}$ | | 7 | 20 | ns | | | | | |

| ANALO | ANALOG OUTPUT DYNAMIC PERFORMANCE | | | | | | | | | | | |
|------------------------|--|-------------------------------|-------------------------------------|------|-----|------|----|-------|--|--|--|--|
| | PARAMETER | TE | MIN | TYP | MAX | UNIT | | | | | | |
| | | D 4010 | 0 400 x E 0 x Note 4 | Fast | | 1 | 3 | - | | | | |
| ^t s(FS) | Output settling time, full scale | $RL = 10 K\Omega$, | $C_L = 100 \text{ pF}$, See Note 1 | Slow | | 3 | 7 | μs | | | | |
| | Output outfling time and threads D 401.0 | | | Fast | | 0.5 | 1 | | | | | |
| t _{s(CC)} Out | Output settling time, code to code | $R_{L} = 10 \text{ k}\Omega,$ | $C_L = 100 \text{ pF}$, See Note 2 | Slow | | 1 | 2 | μs | | | | |
| 0.0 | | D 4010 | 0 400 x E 0 x Note 0 | Fast | 4 | 10 | | N// - | | | | |
| SR | Slew rate | $RL = 10 K\Omega$, | CL = 100 pr, See Note 3 | Slow | 1 | 3 | | v/μs | | | | |
| | Glitch energy | See Note 4 | | | | 4 | | nV-s | | | | |
| | Channel crosstalk | 10 kHz sine, 4 VPP | | | -90 | | dB | | | | | |

(1)Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 0x80 to 0xFFF and 0xFFF to 0x080 respectively. Assured by design; not tested.

(2)Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of one count. The max time applies to code changes near zero scale or full scale. Assured by design; not tested.

(3)Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full scale voltage.

(4)Code transition: TLV5610IYE – 0x7FF to 0x800, TLV5608IYE – 0x7FC to 0x800.



DIGITAL INPUT TIMING REQUIREMENTS

| | PARAMETER | MIN | TYP | MAX | UNIT |
|-------------------------|---|-----------------|-----|-----|------|
| ^t su(FS-CK) | Setup time, FS low before first negative SCLK edge | 8 | | | ns |
| ^t su(C16-FS) | Setup time, 16^{th} negative edge after FS low on which bit D0 is sampled before rising edge of FS. μ C mode only | 10 | | | ns |
| ^t wL(LDAC) | LDAC duration low | 10 | | | ns |
| t _{wH} | SCLK pulse duration high | 16 | | | ns |
| twL | SCLK pulse duration low | 16 | | | |
| ^t su(D) | Setup time, data ready before SCLK falling edge | 8 | | | ns |
| ^t h(D) | Hold time, data held valid after SCLK falling edge | 5 | | | ns |
| ^t wH(FS) | FS duration high | 10 | | | ns |
| ^t wL(FS) | FS duration low | 10 | | | ns |
| t _S | Settling time | See AC specs | | | |

TLV5610IYE TLV5608IYE SLAS393 – OCTOBER 2003



TYPICAL CHARACTERISTICS







vs CODE



Figure 6

TLV5608IYE SLAS393 – OCTOBER 2003

TLV5610IYE









Figure 8

PARAMETER MEASUREMENT INFORMATION



Figure 9. Serial Interface Timing



Figure 10. Output Timing



APPLICATION INFORMATION

GENERAL FUNCTION

The TLV5610IYE and TLV5608IYE are 8-channel, 12-bit, single supply DACs, based on a resistor string architecture. They consist of a serial interface, a speed and power-down control logic, a reference input buffer, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by external reference) for each channel is given by:

 $\mathsf{REF}\;\frac{\mathsf{CODE}}{\mathsf{0x1000}}[\mathsf{V}]$

where REF is the reference voltage and CODE is the digital input value. The input range is 0x000 to 0xFFF for the TLV5610IYE and, 0x000 to 0xFFC for the TLV5608IYE. A power on reset initially puts the internal latches to a defined state (all bits zero).

SERIAL INTERFACE

A falling edge of FS starts shifting the data on DIN starting with the MSB to the internal register on the falling edges of SCLK. After 16 bits have been transferred, the content of the shift register is moved to one of the DAC holding registers depending on the address bits within the data word. A logic 0 on the LDAC pin is required to transfer the content of the DAC holding register to the DAC latch and to update the DAC outputs. LDAC is an asynchronous input. It can be held low if a simultaneous update of all eight channels is not needed.

For daisy-chaining, DOUT provides the data sampled on DIN with a delay of 16 clock cycles.



Difference between DSP mode (MODE = N.C. or 0) and μ C (MODE = 1) mode:

- In μC mode FS needs to be held low until all 16 data bits have been transferred. If FS is driven high before the 16th falling clock edge the data transfer is cancelled. The DAC is updated after a rising edge on FS.
- In DSP mode FS only needs to stay low for 20 ns and can go high before the 16th falling clock edge.



SERIAL CLOCK FREQUENCY AND UPDATE RATE

The maximum serial clock frequency is given by:

$$f_{sclkmax} = \frac{1}{t_{whmin} + t_{wlmin}} = 30 \text{ MHz}$$

The maximum update rate is:

$$f_{updatemax} = \frac{1}{16(t_{whmin} + t_{wlmin})} = 1.95 \text{ MHz}$$

Note, that the maximum update rate is just a theoretical value for the serial interface, as the settling time of the DAC has to be considered also.

DATA FORMAT

The 16 bit data word consists of two parts:

- Address bits (D15...D12)
- Data bits (D11...D0)

| | | | ` | | ' | | | | | | | | | | |
|-----|-----|-----|-----|------|-----|----|----|----|----|----|----|----|----|----|----|
| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| A3 | A2 | A1 | A0 | Data | | | | | | | | | | | |

Ax: Address bits. See table.

REGISTER MAP

| A3 | A2 | A1 | A0 | FUNCTION |
|----|----|----|----|-------------|
| 0 | 0 | 0 | 0 | DAC A |
| 0 | 0 | 0 | 1 | DAC B |
| 0 | 0 | 1 | 0 | DAC C |
| 0 | 0 | 1 | 1 | DAC D |
| 0 | 1 | 0 | 0 | DAC E |
| 0 | 1 | 0 | 1 | DAC F |
| 0 | 1 | 1 | 0 | DAC G |
| 0 | 1 | 1 | 1 | DAC H |
| 1 | 0 | 0 | 0 | CTRL0 |
| 1 | 0 | 0 | 1 | CTRL1 |
| 1 | 0 | 1 | 0 | Preset |
| 1 | 0 | 1 | 1 | Reserved |
| 1 | 1 | 0 | 0 | DAC A and B |
| 1 | 1 | 0 | 1 | DAC C and D |
| 1 | 1 | 1 | 0 | DAC E and F |
| 1 | 1 | 1 | 1 | DAC G and H |



DAC A-H AND TWO-CHANNEL REGISTERS

Writing to DAC A–H sets the output voltage of channel A–H. It is possible to automatically generate the complement of one channel by writing to one of the four two-channel registers (DAC A and \overline{B} etc.).

The TLV5610IYE decodes all 12 data bits. The TLV5608IYE decodes D11 to D2 (D1 and D0 are ignored).

PRESET

The outputs of all DAC channels can be driven to a predefined value stored in the preset register by driving the PRE input low. The PRE input is asynchronous to the clock.

CTRL0

| D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|-----|----|----|----|----|----|----|----|----|----|----|
| Х | Х | Х | Х | Х | Х | Х | PD | DO | Х | Х | IM |

PD : Full device power down DO : Digital output enable

0 = disable 0 = straight binary

0 = normal

1 = power down 1 = enable

1 = twos complement

IM : Input mode

X : Reserved

If DOUT is enabled, the data input on DIN is output on DOUT with a 16 cycle delay. That makes it possible to daisy-chain multiple DACs on one serial bus.

CTRL1

| D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|---------|----|---------|-----|-----------------|-----|----------|-----------------|-----------------|-----|-----------------|
| Х | Х | Х | Х | PGH | P _{EF} | PCD | PAB | S _{GH} | S _{EF} | SCD | S _{AB} |
| Pvo | , · Pow | | DACiver | 0 | – normal | 1 – | nower do | wn | | | |

| Ρχγ | : Power Down DAC _{XY} | 0 = normal | 1 = power dowr |
|-----------------|--------------------------------|------------|----------------|
| S _{XY} | : Speed DAC _{XY} | 0 = slow | 1 = fast |
| XY | : DAC pair AB, CD, EF or GH | | |

In power-down mode, the amplifiers of the selected DAC pair within the device are disabled and the total power consumption of the device is significantly reduced. Power-down mode of a specific DAC pair can be selected by setting the PXY bit within the data word to 1.

There are two settling time modes: fast and slow. Fast mode of a DAC pair is selected by setting S_{XY} to 1 and slow mode is selected by setting S_{XY} to 0.



USING TLV5610IYE AND TLV5608IYE, WAFER CHIP SCALE PACKAGE (WCS)

- TLV5610 and TLV5608 qualifications were done using a wire-bonded small outline (SOIC) package and includes: steady state life, thermal shock, ESD, latch-up, biased HAST, autoclave, and characterization. These qualified devices are orderable as TLV5610IDW and TLV5608IDW.
- The wafer chip-scale package (WCS), TLV5610IYE and TLV5608IYE, uses the same DIE as TLV5610IDW and TLV5608IDW respectively, but are not qualified. WCS qualification, including board level reliability (BLR), is the responsibility of the customer.
- It is recommended that underfill be used for increased reliability. BLR is application dependent, but may include test such as: temperature cycling, drop test, key push, bend, vibration, and package shear.

The following WCSP information provides the user of the TLV5610IYE and TLV5608IYE with some general guidelines for board assembly.

- Melting point of eutectic solder is 183°C.
- Recommended peak reflow temperatures are in the 220°C to 230°C range.
- The use of underfill is required. The use of underfill greatly reduces the risk of thermal mismatch fails.

Underfill is an epoxy/adhesive that may be added during the board assembly process to improve board level/system level reliability. The process is to dispense the epoxy under the dice after die attach reflow. The epoxy adheres to the body of the device and to the printed-circuit board. It reduces stress placed upon the solder joints due to the thermal coefficient of expansion (TCE) mismatch between the board and the component. Underfill material is highly filled with silica or other fillers to increase an epoxy's modulus, reduce creep sensitivity, and decrease the material's TCE.

The recommendation for peak flow temperatures of 220°C to 230°C is based on general empirical results that indicate that this temperature range is needed to facilitate good wetting of the solder bump to the substrate or circuit board pad. Lower peak temperatures may cause nonwets (cold solder joints).









17-Mar-2017

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|---------|----------|------------------|--------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| TLV5610IYE | ACTIVE | DIESALE | YE | 20 | 150 | TBD | SNAGCU | N / A for Pkg Type | -40 to 85 | TLV5610YE | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

17-Mar-2017

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated