

SRPS024A - OCTOBER 1986 - REVISED APRIL 2010

- Second-Generation PLD Architecture
- Choice of Operating Speeds
   TIBPAL22V10AC . . . 25 ns Max
   TIBPAL22V10AM . . . 30 ns Max
   TIBPAL22V10C . . . 35 ns Max
- Increased Logic Power Up to 22 Inputs and 10 Outputs
- Increased Product Terms Average of 12 Per Output
- Variable Product Term Distribution Allows More Complex Functions to Be Implemented
- Each Output Is User Programmable for Registered or Combinational Operation, Polarity, and Output Enable Control
- TTL-Level Preload for Improved Testability
- Extra Terms Provide Logical Synchronous Set and Asynchronous Reset Capability
- Fast Programming, High Programming Yield, and Unsurpassed Reliability Ensured Using Ti-W Fuses
- AC and DC Testing Done at the Factory Utilizing Special Designed-In Test Features
- Dependable Texas Instruments Quality and Reliability
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Functionally Equivalent to AMDs AMPAL22V10 and AMPAL22V10A

C SUFFIX . . . NT PACKAGE
M SUFFIX . . . . JT OR W PACKAGE
(TOP VIEW)



C SUFFIX . . . FN PACKAGE M SUFFIX . . . FK PACKAGE (TOP VIEW)



NC — No internal connection
Pin assignments in operating mode

### description

The TIBPAL22V10 and TIBPAL22V10A are programmable array logic devices featuring high speed and functional equivalency when compared to presently available devices. They are implemented with the familiar sum-of-products (AND-OR) logic structure featuring the new concept "Programmable Output Logic Macrocell". These IMPACT™ circuits combine the latest Advanced Low-Power Schottky technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic.

These devices contain up to 22 inputs and 10 outputs. They incorporate the unique capability of defining and programming the architecture of each output on an individual basis. Outputs may be registered or nonregistered and inverting or noninverting as shown in the output logic macrocell diagram. The ten potential outputs are enabled through the use of individual product terms.

These devices are covered by U.S. Patent 4,410,987. IMPACT is a trademark of Texas Instruments Incorporated.



SRPS024A - OCTOBER 1986 - REVISED APRIL 2010

#### description (continued)

Further advantages can be seen in the introduction of variable product term distribution. This technique allocates from 8 to 16 logical product terms to each output for an average of 12 product terms per output. This variable allocation of terms allows far more complex functions to be implemented than in previously available devices.

Circuit design is enhanced by the addition of a synchronous set and an asynchronous reset product term. These functions are common to all registers. When the synchronous set product term is a logic 1, the output registers are loaded with a logic 1 on the next low-to-high clock transition. When the asynchronous reset product term is a logic 1, the output registers are loaded with a logic 0. The output logic level after set or reset depends on the polarity selected during programming. Output registers can be preloaded to any desired state during testing. Preloading permits full logical verification during product testing.

With features such as programmable output logic macrocells and variable product term distribution, the TIBPAL22V10 and TIBPAL22V10A offer quick design and development of custom LSI functions with complexities of 500 to 800 equivalent gates. Since each of the ten output pins may be individually configured as inputs on either a temporary or permanent basis, functions requiring up to 21 inputs and a single output or down to 12 inputs and 10 outputs are possible.

A power-up clear function is supplied that forces all registered outputs to a predetermined state after power is applied to the device. Registered outputs selected as active-low power up with their outputs high. Registered outputs selected as active-high power up with their outputs low.


A single security fuse is provided on each device to discourage unauthorized copying of fuse patterns. Once blown, the verification circuitry is disabled and all other fuses will appear to be open.

The TIBPAL22V10C and TIBPAL22V10AC are characterized for operation from 0°C to 75°C. The TIBPAL22V10AM is characterized for operation over the full military temperature range of –55°C to125°C.




SRPS024A - OCTOBER 1986 - REVISED APRIL 2010

## functional block diagram (positive logic)




denotes fused inputs

SRPS024A - OCTOBER 1986 - REVISED APRIL 2010




SRPS024A - OCTOBER 1986 - REVISED APRIL 2010




SRPS024A - OCTOBER 1986 - REVISED APRIL 2010

## output logic macrocell diagram




SRPS024A - OCTOBER 1986 - REVISED APRIL 2010



REGISTER FEEDBACK, REGISTERED, ACTIVE-LOW OUTPUT

#### REGISTER FEEDBACK, REGISTERED, ACTIVE-HIGH OUTPUT



I/O FEEDBACK, COMBINATIONAL, ACTIVE-LOW OUTPUT

I/O FEEDBACK, COMBINATIONAL, ACTIVE-HIGH OUTPUT

S1 = 1

S0 = 1

#### MACROCELL FEEDBACK AND OUTPUT FUNCTION TABLE

FUSE S	ELECT	EEEDBACK AND	OUTDUT CONFI	CLIDATION						
S1	S0	FEEDBACK AND OUTPUT CONFIGURATION								
0	0	Register feedback	Registered	Active low						
0	1	Register feedback	Registered	Active high						
1	0	I/O feedback	Combinational	Active low						
1	1	I/O feedback	Combinational	Active high						

 $<sup>0 = \</sup>text{unblown fuse}, 1 = \text{blown fuse}$ 

Figure 1. Resultant Macrocell Feedback and Output Logic After Programming



S1 and S0 are select-function fuses as shown in the output logic macrocell diagram.

#### TIBPAL22V10AM is Not Recommended For New Designs

# TIBPAL22V10C, TIBPAL22V10AC HIGH-PERFORMANCE IMPACT TM PROGRAMMABLE ARRAY LOGIC CIRCUITS

SRPS024A - OCTOBER 1986 - REVISED APRIL 2010

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage (see Note 1)	–5.5 V
Voltage range applied to disabled output (see Note 1)	5.5 V
Operating free-air temperature range	0°C to 75°C
Storage temperature range	-65°C to 150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle or during a preload cycle.

### recommended operating conditions

			TIBI	PAL22V1	IOC	TIBP	AL22V1	0AC	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage		4.75	5	5.25	4.75	5	5.25	V
$V_{IH}$	High-level input voltage		2		5.5	2		5.5	V
$V_{IL}$	Low-level input voltage				0.8			0.8	V
I <sub>OH</sub>	High-level output current				-3.2			-3.2	mA
l <sub>OL</sub>	Low-level output current			16			16	mA	
f <sub>clock</sub>	Clock frequency <sup>†</sup>			18			28.5	MHz	
t <sub>w</sub>	Pulse duration	Clock high or low	25			15			ns
w	i disc duration	Asynchronous reset high or low	35			25			115
		Input	30			20			
+	Setup time before clock↑	Feedback	30			20			ns
t <sub>su</sub>	Setup time before clock	Synchronous set	30			25			115
		Asynchronous reset low (inactive)	35			25			
t <sub>h</sub>	Hold time, input, set, or feed	back after clock↑	0			0			ns
T <sub>A</sub>	Operating free-air temperatu	re	0		75	0		75	°C

 $<sup>^{\</sup>dagger} \; f_{clock} \, (\text{with feedback}) = \frac{1}{t_{SU} \; + \; t_{pd} (\text{CLK to Q})}, \, f_{clock} \, (\text{without feedback}) = \frac{1}{t_{W} (\text{low}) \; + \; t_{W} (\text{high})}$ 



TIBPAL22V10AM is Not Recommended For New Designs

## TIBPAL22V10C, TIBPAL22V10AC HIGH-PERFORMANCE *IMPACT* ™ PROGRAMMABLE ARRAY LOGIC CIRCUITS

SRPS024A - OCTOBER 1986 - REVISED APRIL 2010

## electrical characteristics over recommended operating free-air temperature range

			EST CONDITION	_	TIBI	PAL22V1	0C	TIBP	DAC			
PARAMETER		1	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT			
$V_{IK}$		$V_{CC} = 4.75 \text{ V},$	$I_{I} = -18 \text{ mA}$				-1.2			-1.2	V	
V <sub>OH</sub>		$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -3.2 \text{ mA}$		2.4	3.5		2.4	3.5		V	
$V_{OL}$		$V_{CC} = 4.75 \text{ V},$	$I_{OL} = 16 \text{ mA}$			0.35	0.5		0.35	0.5	V	
I <sub>OZH</sub>		$V_{CC} = 5.25 \text{ V},$	V <sub>O</sub> = 2.7 V				0.1			0.1	mA	
. Any output		$V_{CC} = 5.25 \text{ V},$	V: - 0.4 V				-100			-100	4	
I <sub>IL</sub>	Any I/O	V <sub>CC</sub> = 5.25 V,	V <sub>1</sub> = 0.4 V				-250			-250	μΑ	
II		$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 5.5 V				1			1	mA	
I <sub>IH</sub>		$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 2.7 V				25			25	μΑ	
I <sub>IL</sub>		$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 0.4 V				-0.25			-0.25	mA	
los <sup>‡</sup>		$V_{CC} = 5.25 \text{ V},$	V <sub>O</sub> = 0.5 V		-30		-90	-30		-90	mA	
I <sub>CC</sub>		$V_{CC} = 5.25 \text{ V},$	$V_I = GND,$	Outputs open		120	180		120	180	mA	

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

DADAMETED	FROM	ТО	TECT CONDITIONS	TIBPAL22V10C			TIBPAL22V10AC			UNIT
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
f <sub>max</sub> ¶	With fe	edback		18			28.5			MHz
t <sub>pd</sub>	I, I/O	I/O	R1 = 300 $\Omega$ ,		15	35		15	25	ns
t <sub>pd</sub>	I, I/O (reset)	Q	R2 = 390 $\Omega$ ,		15	40		15	30	ns
t <sub>pd</sub>	CLK	Q	See Figure 4		10	25		10	15	ns
t <sub>en</sub>	I, I/O	I/O, Q			15	35		15	25	ns
t <sub>dis</sub>	I, I/O	I/O, Q			15	35		15	25	ns

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>&</sup>lt;sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. V<sub>O</sub> is set at 0.5 V to avoid test problems caused by test equipment ground degradation.

 $<sup>\</sup>P \ \ f_{max} \ (\text{with feedback}) = \frac{1}{t_{su} \ + \ t_{pd} (\text{CLK to Q})}, \\ f_{max} \ (\text{without feedback}) = \frac{1}{t_{W} (\text{low}) \ + \ t_{W} (\text{high})}$ 

#### TIBPAL22V10AM is Not Recommended For New Designs

## TIBPAL22V10AM HIGH-PERFORMANCE *IMPACT* ™ PROGRAMMABLE ARRAY LOGIC CIRCUITS

SRPS024A - OCTOBER 1986 - REVISED APRIL 2010

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage (see Note 1)	–5.5 V
Voltage range applied to disabled output (see Note 1)	5.5 V
Operating free-air temperature range	-55°C to 125°C
Storage temperature range	-65°C to 150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle or during a preload cycle.

### recommended operating conditions

			MIN	NOM	MAX	UNIT		
V <sub>CC</sub>	Supply voltage	Supply voltage						
V <sub>IH</sub>	High-level input voltage	2		5.5	V			
V <sub>IL</sub>	Low-level input voltage			0.8	V			
I <sub>OH</sub>	High-level output current				-2	mA		
I <sub>OL</sub>	Low-level output current			12	mA			
f <sub>clock</sub>	Clock frequency <sup>†</sup>			22	MHz			
t <sub>w</sub>	Pulse duration	Clock high or low	20			ns		
'W	i dise duration	Asynchronous reset high or low	30			115		
		Input	25					
	Setup time before clock↑	Feedback	25			ns		
ι <sub>su</sub>	Setup time before clock?	Synchronous set	25			115		
		30						
t <sub>h</sub>	Hold time, input, set, or feedback after clock↑	0			ns			
T <sub>A</sub>	Operating free-air temperature	-55		125	°C			

 $<sup>^{\</sup>dagger} \; f_{clock} \, (with \, feedback) = \frac{1}{t_{SU} \;\; + \;\; t_{pd} (CLK \; to \; Q)}, \\ f_{clock} \, (without \, feedback) = \frac{1}{t_{W} (low) \;\; + \;\; t_{W} (high)}$ 



## TIBPAL22V10AM HIGH-PERFORMANCE IMPACT ™ PROGRAMMABLE ARRAY LOGIC CIRCUITS

SRPS024A - OCTOBER 1986 - REVISED APRIL 2010

## electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST CONDITION	ONS	MIN	TYP†	MAX	UNIT
$V_{IK}$	$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$				-1.2	V
V <sub>OH</sub>	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$		2.4	3.5		V
$V_{OL}$	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 12 \text{ mA}$			0.25	0.5	V
I <sub>OZH</sub>	$V_{CC} = 5.5 V,$	$V_0 = 2.7 \text{ V}$				0.1	mA
I <sub>OZL</sub>	$V_{CC} = 5.5 V,$	$V_{O} = 0.4 \text{ V}$				-100	μΑ
II	$V_{CC} = 5.5 \text{ V},$	$V_{I} = 5.5 \text{ V}$				1	mA
I <sub>IH</sub>	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 2.7 V				25	μΑ
I <sub>IL</sub>	$V_{CC} = 5.5 \text{ V},$	$V_{I} = 0.4 \text{ V}$				-0.25	mA
los <sup>‡</sup>	$V_{CC} = 5.5 V$ ,	$V_{O} = 0.5 \text{ V}$		-30		-90	mA
I <sub>CC</sub>	$V_{CC} = 5.5 V$ ,	$V_I = GND$ ,	Outputs open		120	180	mA

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)			MIN	TYP <sup>†</sup>	MAX	UNIT
f <sub>max</sub> ¶	With fe	edback		22			MHz
t <sub>pd</sub>	I, I/O	I/O	R1 = 390 $\Omega$ ,		15	30	ns
t <sub>pd</sub>	I, I/O (reset)	Q	$R2 = 750 \Omega,$		15	35	ns
t <sub>pd</sub>	CLK	Q	See Figure 4		10	20	ns
t <sub>en</sub>	I, I/O	I/O, Q			15	30	ns
t <sub>dis</sub>	I, I/O	I/O, Q			15	30	ns

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.  $^{\ddagger}$  Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. V<sub>O</sub> is set at 0.5 V to avoid test problems caused by test equipment ground degradation.

 $<sup>\</sup>P \; f_{max} \, (with \, feedback) = \frac{1}{t_{SU} \; + \; t_{pd} (CLK \, to \, Q)}, \, f_{max} \, (without \, feedback) = \frac{1}{t_{W} (low) \; + \; t_{W} (high)}$ 

SRPS024A - OCTOBER 1986 - REVISED APRIL 2010

#### preload procedure for registered outputs (see Notes 2 and 3)

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below:

- Step 1. With V<sub>CC</sub> at 5 V and pin 1 at V<sub>IL</sub>, raise pin 13 to V<sub>IHH</sub>.
- Step 2. Apply either V<sub>IL</sub> or V<sub>IH</sub> to the output corresponding to the register to be preloaded.
- Step 3. Pulse pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower pin 13 to V<sub>IL</sub>. Preload can be verified by observing the voltage level at the output pin.




Figure 2. Preload Waveforms


- NOTES: 2. Pin numbers shown are for JT and NT packages only. If chip-carrier socket adapter is not used, pin numbers must be changed accordingly.
  - 3.  $t_d = t_{SU} = t_W = 100 \text{ ns to } 1000 \text{ ns. } V_{IHH} = 10.25 \text{ V to } 10.75 \text{ V.}$



SRPS024A - OCTOBER 1986 - REVISED APRIL 2010

#### power-up reset

Following power up, all registers are reset to zero. The output level depends on the polarity selected during programming. This feature provides extra flexibility to the system designer and is especially valuable in simplifying state-machine initialization. To ensure a valid power-up reset, it is important that the rise of  $V_{CC}$  be monotonic. Following power-up reset, a low-to-high clock transition must not occur until all applicable input and feedback setup times are met.



<sup>†</sup> This is the power-up reset time and applies to registered outputs only. The values shown are from characterization data.

Figure 3. Power-Up Reset Waveforms

#### programming information


Texas Instruments programmable logic devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments programmable logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

<sup>&</sup>lt;sup>‡</sup> This is the setup time for input or feedback.

SRPS024A - OCTOBER 1986 - REVISED APRIL 2010

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance and is 50 pF for  $t_{pd}$  and  $t_{en}$ , 5 pF for  $t_{dis}$ .

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: For C suffix, use the voltage levels indicated in parentheses ( ). PRR  $\leq$  1 MHz,  $t_r = t_f \leq$  2 ns, duty cycle = 50%. For M suffix, use the voltage levels indicated in brackets [ ]. PRR  $\leq$  10 MHz,  $t_r$  and  $t_f \leq$  2 ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
- E. Equivalent loads may be used for testing.

Figure 4. Load Circuit and Voltage Waveforms







25-Oct-2016

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-86053013A	NRND	LCCC	FK	28	1	TBD	Call TI	Call TI	-55 to 125	5962- 86053013A TIBPAL22 V10AMFKB	
5962-8605301KA	NRND	CFP	W	24	1	TBD	Call TI	Call TI	-55 to 125	5962-8605301KA TIBPAL22V10AMW B	
5962-8605301LA	NRND	CDIP	JT	24	1	TBD	Call TI	Call TI	-55 to 125	5962-8605301LA TIBPAL22V10AMJ TB	
TIBPAL22V10AMFKB	NRND	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 86053013A TIBPAL22 V10AMFKB	
TIBPAL22V10AMJT	NRND	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	TIBPAL22V10AMJ T	
TIBPAL22V10AMJTB	NRND	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8605301LA TIBPAL22V10AMJ TB	
TIBPAL22V10AMWB	NRND	CFP	W	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8605301KA TIBPAL22V10AMW B	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



## **PACKAGE OPTION ADDENDUM**

25-Oct-2016

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### JT (R-GDIP-T\*\*)

#### 24 LEADS SHOWN

#### **CERAMIC DUAL-IN-LINE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## W (R-GDFP-F24)

## CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only. E. Falls within Mil—Std 1835 GDFP2—F20



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity