# Power MOSFET P-Channel ChipFET<sup>™</sup>

# 5.2 Amps, 8 Volts

### Features

- Low R<sub>DS(on)</sub> for Higher Efficiency
- Logic Level Gate Drive
- Miniature ChipFET Surface Mount Package Saves Board Space

### Applications

• Power Management in Portable and Battery–Powered Products; i.e., Cellular and Cordless Telephones and PCMCIA Cards



## **ON Semiconductor™**


http://onsemi.com

5.2 AMPS 8 VOLTS R<sub>DS(on)</sub> = 35 mΩ

S

			,					
Rating	Symbol	5 secs	Steady State	Unit	l i	G		
Drain-Source Voltage	V <sub>DS</sub>	-8	9.0	V				$\mathbf{+}$
Gate-Source Voltage	V <sub>GS</sub>	±4	3.0	V	S		- Mr	
Continuous Drain Current $(T_J = 150^{\circ}C)$ (Note 1.) $T_A = 25^{\circ}C$ $T_A = 85^{\circ}C$	I <sub>D</sub>	±7.1 ±5.2	±5.2 ±3.7	A	on st	, FO	P-Chan	nel MOSFET
Pulsed Drain Current	Ірм	±:	20	A	- A			~
Continuous Source Current (Note 1.)	Is	-2.1	-1.1	A	<b>KO</b>		(Ala	
Maximum Power Dissipation (Note 1.) $T_A = 25^{\circ}C$ $T_A = 85^{\circ}C$	PD	2.5 1.3	1.3 0.7	W			Chip CASE STY	1206A
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to	+150	°C				
1. Surface Mounted on 1" x 1" FR4	Board.				PIN	CONN	ECTIONS	MAR DIAC
P	ASE				D D	8	1 D 2 D	1 [ O 2 [

## **MAXIMUM RATINGS** (T<sub>A</sub> = 25°C unless otherwise noted)



A5 = Specific Device Code

### **ORDERING INFORMATION**

Device	Package	Shipping			
NTHS5445T1	ChipFET	3000/Tape & Reel			

#### **THERMAL CHARACTERISTICS**

Characteristic	Symbol	Тур	Max	Unit
Maximum Junction-to-Ambient (Note 2.) t ≤ 5 sec Steady State	R <sub>thJA</sub>	40 80	50 95	°C/W
Maximum Junction-to-Foot (Drain) Steady State	R <sub>thJF</sub>	15	20	°C/W

**ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> =  $25^{\circ}$ C unless otherwise noted)

Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit
Static						


Static						
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}$ , $I_D = -250 \ \mu A$	-0.45	-	-	V
Gate-Body Leakage	I <sub>GSS</sub>	$V_{DS}$ = 0 V, $V_{GS}$ = ±8.0 V	-	-	± 100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = -6.4 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	-1.0	μΑ
		$V_{DS} = -6.4 \text{ V}, V_{GS} = 0 \text{ V},$ $T_{J} = 85^{\circ}\text{C}$	-	-	-5.0	
On-State Drain Current (Note 3.)	I <sub>D(on)</sub>	$V_{DS} \leq -5.0$ V, $V_{GS}$ = -4.5 V	-20	(	5 -	А
Drain-Source On-State Resistance (Note 3.)	r <sub>DS(on)</sub>	$V_{GS}$ = -4.5 V, I <sub>D</sub> = -5.2 A	-	0.030	0.035	Ω
		$V_{GS} = -2.5$ V, $I_D = -4.5$ A	-	0.040	0.047	
		$V_{GS} = -1.8$ V, $I_D = -2.0$ A		0.052	0.062	
Forward Transconductance (Note 3.)	9 <sub>fs</sub>	$V_{DS} = -5.0 \text{ V}, \text{ I}_{D} = -5.2 \text{ A}$	G,	18	-	S
Diode Forward Voltage (Note 3.)	V <sub>SD</sub>	I <sub>S</sub> = -1.1 A, V <sub>GS</sub> = 0 V	-	-0.8	-1.2	V
Dynamic (Note 4.)		021	0			
Total Gate Charge				17	26	nC

Total Gate Charge	Qg	0 <sup>v</sup> . 5 <sup>v</sup> . (	)-	17	26	nC
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS} = -4.0 \text{ V}, V_{GS} = -4.5 \text{ V},$ $I_{D} = -5.2 \text{ A}$	-	2.8	-	
Gate-Drain Charge	Q <sub>gd</sub>		-	2.6	-	
Turn-On Delay Time	t <sub>d(on)</sub>		1	15	25	ns
Rise Time	tr	$V_{\text{DD}} = -4.0 \text{ V}, \text{ R}_{\text{L}} = 4 \Omega$ $I_{\text{D}} \cong -1.0 \text{ A}, \text{ V}_{\text{GEN}} = -4.5 \text{ V},$	-	45	70	
Turn-Off Delay Time	t <sub>d(off)</sub>	$H_{\rm D} = -1.0  {\rm A},  {\rm v_{\rm GEN}} = -4.3  {\rm v},  {\rm R_{\rm G}} = 6  \Omega$	-	110	165	
Fall Time	St <sub>f</sub>		-	65	100	
Source-Drain Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = −1.1 A, di/dt = 100 A/μs	-	30	60	


2. Surface Mounted on 1" x 1" FR4 Board.


Surface Mounted on 1" x 1" FR4 Board.
 Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Guaranteed by design, not subject to production testing.

## **TYPICAL ELECTRICAL CHARACTERISTICS**




## TYPICAL ELECTRICAL CHARACTERISTICS






### PACKAGE DIMENSIONS



- CONTROLLING DIMENSION: MILLIMETER.
  MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM
- PER SIDE. 4. LEADFRAME TO MOLDED BODY OFFSET IN



### **BASIC PAD PATTERNS**

The basic pad layout with dimensions is shown in Figure 14. This is sufficient for low power dissipation MOSFET applications, but power semiconductor performance requires a greater copper pad area, particularly for the drain leads.

The minimum recommended pad pattern shown in Figure 13 improves the thermal area of the drain connections (pins 1, 2, 3, 6, 7, 8) while remaining within the confines of the basic footprint. The drain copper area is 0.0054 sq. in. (or 3.51 sq. mm). This will assist the power dissipation path away from the device (through the copper leadframe) and into the board and exterior chassis (if applicable) for the single device. The addition of a further copper area and/or the addition of vias to other board layers will enhance the performance still further.

h s way for is into the single d it into the single d it into the single d it is an addition of the single d it is an addition of the single d it is a single d

AT AT THE FOR THE OR TH

#### ChipFET is a trademark of Vishay Siliconix

ON Semiconductor and 💷 are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights not the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031 Phone: 81-3-5740-2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.