



SBAS020D - JANUARY 1996 - REVISED OCTOBER 2006

# 16-Bit, 10μs Sampling, CMOS ANALOG-to-DIGITAL CONVERTER

# **FEATURES**


- 100kHz min SAMPLING RATE
- STANDARD ±10V INPUT RANGE
- 86dB min SINAD WITH 20kHz INPUT
- ±3.0 LSB max INL
- DNL: 16 Bits No Missing Codes
- SINGLE +5V SUPPLY OPERATION
- PIN-COMPATIBLE WITH 12-BIT ADS7804
- USES INTERNAL OR EXTERNAL REFERENCE
- FULL PARALLEL DATA OUTPUT
- 100mW max POWER DISSIPATION
- 0.3" DIP-28 AND SO-28

# DESCRIPTION

The ADS7805 is a complete 16-bit sampling, Analog-to-Digital (A/D) converter using state-of-the-art CMOS structures. It contains a complete 16-bit, capacitor-based, Successive Approximation Register (SAR) A/D converter with Sample-and-Hold (S/H), reference, clock, interface for microprocessor use, and 3-state output drivers.

The ADS7805 is specified at a 100kHz sampling rate and ensured over the full temperature range. Laser-trimmed scaling resistors provide an industry-standard  $\pm 10V$  input range while the innovative design allows operation from a single  $\pm 5V$  supply, with power dissipation under 100mW.

The ADS7805 is available in a 0.3" DIP-28 and an SO-28 package. Both are fully specified for operation over the industrial  $-25^{\circ}$ C to  $+85^{\circ}$ C range; however, they will function over the  $-40^{\circ}$ C to  $+85^{\circ}$ C temperature range.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



#### ABSOLUTE MAXIMUM RATINGS(1)

Analog Inputs: V <sub>IN</sub>	±25V
REF+V <sub>ANA</sub> + 0.3V to	o AGND2 - 0.3V
CAPIndifinite Short to AGND2 Momenta	ary Short to V <sub>ANA</sub>
Ground Voltage Differences: DGND, AGND1, AGND2	±0.3V
V <sub>ANA</sub>	7V
V <sub>DIG</sub> to V <sub>ANA</sub>	+0.3V
V <sub>DIG</sub>	7V
Digital Inputs –0.3V	to $+V_{DIG} + 0.3V$
Maximum Junction Temperature	+165°C
Internal Power Dissipation	825mW
Lead Temperature (soldering, 10s)	+300°C

NOTE: (1) Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

# ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### PACKAGE/ORDERING INFORMATION(1)

PRODUCT	MAXIMUM LINEARITY ERROR (LSB)	MINIMUM SIGNAL-TO- (NOISE + DISTORTION) RATIO (dB)	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
ADS7805P	±4	83	DIP-28	NT	-25°C to +85°C	NT	ADS7805P	Tube, 13
ADS7805PB	±3	86	DIP-28	NT	-25°C to +85°C	NT	ADS7805PB	Tube, 13
ADS7805U	±4	83	SO-28	DW	-25°C to +85°C	DW	ADS7805U	Tube, 28
ADS7805U	±4	83	SO-28	DW	-25°C to +85°C	DW	ADS7805U/1K	Tape and Reel, 1000
ADS7805UB	±3	86	SO-28	DW	–25°C to +85°C	DW	ADS7805UB	Tube, 28
ADS7805UB	±3	86	SO-28	DW	–25°C to +85°C	DW	ADS7805UB/1K	Tape and Reel, 1000

NOTE: (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

# **ELECTRICAL CHARACTERISTICS**

 $T_A = -25^{\circ}C$  to +85°C,  $f_S = 100$ kHz,  $V_{DIG} = V_{ANA} = +5V$ , using internal reference, unless otherwise specified.

		4	ADS7805P,	U	ΑI			
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
RESOLUTION				16			16	Bits
ANALOG INPUT Voltage Ranges Impedance Capacitance			±10 23 35			±10 23 35		V kΩ pF
THROUGHPUT SPEED Conversion Cycle Throughput Rate	Acquire and Convert	100		10	100		10	μs kHz
DC ACCURACY Integral Linearity Error No Missing Codes Transition Noise <sup>(2)</sup> Full-Scale Error <sup>(3,4)</sup> Full-Scale Error Drift Full-Scale Error Drift Bipolar Zero Error Orift Bipolar Zero Error Drift Power Supply Sensitivity (V <sub>DIG</sub> = V <sub>ANA</sub> = V <sub>D</sub> )	Ext. 2.5000V Ref Ext. 2.5000V Ref +4.75V < V <sub>D</sub> < +5.25V	15	1.3 ±7 ±2 ±2	±4 ±0.5 ±0.5 ±10 ±8	16	1.3 ±5 ±2 ±2	±3 ±0.25 ±0.25 ±10 ±8	LSB <sup>(1)</sup> Bits LSB % ppm/°C % ppm/°C mV ppm/°C LSB
AC ACCURACY Spurious-Free Dynamic Range Total Harmonic Distortion Signal-to-(Noise+Distortion) Signal-to-Noise Full-Power Bandwidth <sup>(6)</sup> SAMPLING DYNAMICS	$\begin{aligned} f_{\text{IN}} &= 20 \text{kHz} \\ f_{\text{IN}} &= 20 \text{kHz} \\ f_{\text{IN}} &= 20 \text{kHz} \\ -60 \text{dB Input} \\ f_{\text{IN}} &= 20 \text{kHz} \end{aligned}$	90 83 83	30 250	-90	94 86 86	32 250	-94	dB <sup>(5)</sup> dB dB dB dB kHz
Aperture Delay Transient Response Overvoltage Recovery <sup>(7)</sup>	FS Step		40 150	2		40 150	2	ns µs ns

# **ELECTRICAL CHARACTERISTICS (Cont.)**


 $T_A = -25^{\circ}C$  to +85°C,  $f_S = 100$ kHz,  $V_{DIG} = V_{ANA} = +5V$ , using internal reference, unless otherwise specified.

		A	ADS7805P,	U	ΑC	DS7805PB,	UB					
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS				
REFERENCE Internal Reference Voltage Int. Ref. Source Current (must use Internal Reference Drift Ext. Ref. Voltage Range for Specific External Reference Current Drain	1	2.48	2.5 1 8 2.5	2.52 2.7 100	2.48	2.5 1 8 2.5	2.52 2.7 100	V μA ppm/°C V μA				
DIGITAL INPUTS Logic Levels V <sub>IL</sub> V <sub>IH</sub> I <sub>IL</sub> I <sub>IH</sub>		-0.3 +2.0		+0.8 V <sub>D</sub> + 0.3V ±10 ±10	-0.3 +2.0		+0.8 V <sub>D</sub> + 0.3V ±10 ±10	V V μΑ μΑ				
DIGITAL OUTPUTS Data Format Data Coding	Data Format					Parallel 16 Bits Binary Two's Complement						
V <sub>OL</sub> V <sub>OH</sub> Leakage Current Output Capacitance	$I_{SINK}$ = 1.6mA $I_{SOURCE}$ = 500 $\mu$ A High-Z State, V <sub>OUT</sub> = 0V to V <sub>DIG</sub> High-Z State	+4		+0.4 ±5 15	+4		+0.4 ±5 15	V V μA pF				
DIGITAL TIMING Bus Access Time Bus Relinquish Time				83 83			83 83	ns ns				
POWER SUPPLIES Specified Performance V <sub>DIG</sub> V <sub>ANA</sub> I <sub>DIG</sub> I <sub>ANA</sub> Power Dissipation	Must be $\leq V_{ANA}$ $f_S = 100kHz$	+4.75 +4.75	+5 +5 0.3 16	+5.25 +5.25	+4.75 +4.75	+5 +5 0.3 16	+5.25 +5.25	V V mA mA mW				
TEMPERATURE RANGE Specified Performance Operating Temperature <sup>(8)</sup> Derated Performance Storage Thermal Resistance (θ <sub>JA</sub> ) DIP-28 SO-28		-25 -40 -55 -65	75 75	+85 +85 +125 +150	-25 -40 -55 -65	75 75	+85 +85 +125 +150	څ څ څ څ څ څ څ څ				

NOTES: (1) LSB means Least Significant Bit. For the 16-bit,  $\pm 10V$  input ADS7805, one LSB is  $305\mu V$ .

- (2) Typical rms noise at worst case transitions and temperatures.
- (3) As measured with fixed resistors, see Figure 4. Adjustable to zero with external potentiometer.
- (4) Full-scale error is the worst case of -Full Scale or +Full Scale untrimmed deviation from ideal first and last code transitions, divided by the transition voltage (not divided by the full-scale range) and includes the effect of offset error.
- (5) All specifications in dB are referred to a full-scale  $\pm 10V$  input.
- (6) Full-Power Bandwidth defined as Full-Scale input frequency at which Signal-to-(Noise + Distortion) degrades to 60dB, or 10 bits of accuracy.
- (7) Recovers to specified performance after 2 FS input overvoltage.
- (8) Functionality test at -40°C.






		DIGITAL	
PIN#	NAME	I/O	DESCRIPTION
1	V <sub>IN</sub>		Analog Input. See Figure 7.
2	AGND1		Analog Ground. Used internally as ground reference point.
3	REF		Reference Input/Output. 2.2μF tantalum capacitor to ground.
4	CAP		Reference Buffer Capacitor. 2.2μF tantalum capacitor to ground.
5	AGND2		Analog Ground
6	D15 (MSB)	0	Data Bit 15. Most Significant Bit (MSB) of conversion results. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when $R/\overline{C}$ is LOW.
7	D14	0	Data Bit 14. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW.
8	D13	0	Data Bit 13. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW.
9	D12	0	Data Bit 12. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW.
10	D11	0	Data Bit 11. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW.
11	D10	0	Data Bit 10. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW.
12	D9	0	Data Bit 9. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW.
13	D8	0	Data Bit 8. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW.
14	DGND		Digital Ground
15	D7	0	Data Bit 7. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW.
16	D6	0	Data Bit 6. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW.
17	D5	0	Data Bit 5. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW.
18	D4	0	Data Bit 4. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW.
19	D3	0	Data Bit 3. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW.
20	D2	0	Data Bit 2. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW.
21	D1	0	Data Bit 1. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW.
22	D0 (LSB)	0	Data Bit 0. Least Significant Bit (LSB) of conversion results. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when $R/\overline{C}$ is LOW.
23	BYTE	1	Selects 8 most significant bits (LOW) or 8 least significant bits (HIGH).
24	R/C	1	With $\overline{\text{CS}}$ LOW and $\overline{\text{BUSY}}$ HIGH, a Falling Edge on R/ $\overline{\text{C}}$ Initiates a new conversion. With $\overline{\text{CS}}$ LOW, a rising edge on R/ $\overline{\text{C}}$ enables the parallel output.
25	cs	1	Internally OR'd with R/C. If R/C LOW, a falling edge on CS initiates a new conversion.
26	BUSY	0	At the start of a conversion, $\overline{\text{BUSY}}$ goes LOW and stays LOW until the conversion is completed and the digital outputs have been updated.
27	$V_{ANA}$		Analog Supply Input. Nominally +5V. Decouple to ground with 0.1μF ceramic and 10μF tantalum capacitors.
28	$V_{DIG}$		Digital Supply Input. Nominally +5V. Connect directly to pin 27. Must be $\leq V_{ANA}$ .


TABLE I. Pin Assignments.





# TYPICAL CHARACTERISTICS


T<sub>A</sub> = +25°C, f<sub>S</sub> = 100kHz, V<sub>DIG</sub> = V<sub>ANA</sub> = +5V, using internal reference and fixed resistors shown in Figure 6b, unless otherwise specified.



















# **TYPICAL CHARACTERISTICS (Cont.)**

 $T_A = +25^{\circ}C$ ,  $f_S = 100$ kHz,  $V_{DIG} = V_{ANA} = +5V$ , using internal reference and fixed resistors shown in Figure 6b, unless otherwise specified.









# **BASIC OPERATION**

Figure 1 shows a basic circuit to operate the ADS7805 with a full parallel data output. Taking R/ $\overline{C}$  (pin 24) LOW for a minimum of 40ns (7 $\mu$ s max) will initiate a conversion.  $\overline{BUSY}$  (pin 26) will go LOW and stay LOW until the conversion is completed and the output registers are updated. Data will be output in Binary Two's Complement with the MSB on pin 6.  $\overline{BUSY}$  going HIGH can be used to latch the data. All convert commands will be ignored while  $\overline{BUSY}$  is LOW.

The ADS7805 will begin tracking the input signal at the end of the conversion. Allowing 10µs between convert commands assures accurate acquisition of a new signal.

The offset and gain are adjusted internally to allow external trimming with a single supply. The external resistors compensate for this adjustment and can be left out if the offset and gain will be corrected in software (refer to the "Calibration" section).

# STARTING A CONVERSION

The combination of  $\overline{CS}$  (pin 25) and R/ $\overline{C}$  (pin 24) LOW for a minimum of 40ns immediately puts the sample-and-hold of the ADS7805 in the hold state and starts conversion 'n'.  $\overline{BUSY}$  (pin 26) will go LOW and stay LOW until conversion 'n' is completed and the internal output register has been updated. All new convert commands during  $\overline{BUSY}$  LOW will be ignored.  $\overline{CS}$  and/or R/ $\overline{C}$  must go HIGH before  $\overline{BUSY}$  goes HIGH or a new conversion will be initiated without sufficient time to acquire a new signal.

The ADS7805 will begin tracking the input signal at the end of the conversion. Allowing 10µs between convert commands assures accurate acquisition of a new signal. Refer to

Table II for a summary of  $\overline{CS}$ ,  $R/\overline{C}$ , and  $\overline{BUSY}$  states and Figures 3 through 5 for timing diagrams.

 $\overline{\text{CS}}$  and R/ $\overline{\text{C}}$  are internally OR'd and level triggered. There is not a requirement which input goes LOW first when initiating a conversion. If, however, it is critical that  $\overline{\text{CS}}$  or R/ $\overline{\text{C}}$  initiates conversion 'n', be sure the less critical input is LOW at least 10ns prior to the initiating input.

To reduce the number of control pins,  $\overline{CS}$  can be tied LOW using R/ $\overline{C}$  to control the read and convert modes. This will have no effect when using the internal data clock in the serial output mode. However, the parallel output will become active whenever R/ $\overline{C}$  goes HIGH. Refer to the "Reading Data" section.

CS	R/C	BUSY	OPERATION
1	Х	Х	None. Databus is in Hi-Z state.
<b>+</b>	0	1	Initiates conversion "n". Databus remains in Hi-Z state.
0	<b>\</b>	1	Initiates conversion "n". Databus enters Hi-Z state.
0	1	<b>↑</b>	Conversion "n" completed. Valid data from conversion "n" on the databus.
<b></b>	1	1	Enables databus with valid data from conversion "n".
<b></b>	1	0	Enables databus with valid data from conversion "n-1"(1). Conversion n in progress.
0	1	0	Enables databus with valid data from conversion "n-1"(1). Conversion "n" in progress.
0	0	1	New conversion initiated without acquisition of a new signal. Data will be invalid. $\overline{\text{CS}}$ and/or $R/\overline{\text{C}}$ must be HIGH when $\overline{\text{BUSY}}$ goes HIGH.
Х	Х	0	New convert commands ignored. Conversion "n" in progress.
NOTE:	(1) Se	e Figure	s 3 and 4 for constraints on data valid from

NOTE: (1) See Figures 3 and 4 for constraints on data valid from conversion "n-1".

Table II. Control Line Functions for "Read" and "Convert".




FIGURE 1. Basic Operation.



# READING DATA

The ADS7805 outputs full or byte-reading parallel data in Binary Two's Complement data output format. The parallel output will be active when R/ $\overline{C}$  (pin 24) is HIGH and  $\overline{CS}$  (pin 25) is LOW. Any other combination of  $\overline{CS}$  and R/ $\overline{C}$  will tristate the parallel output. Valid conversion data can be read in a full parallel, 16-bit word or two 8-bit bytes on pins 6-13 and pins 15-22. BYTE (pin 23) can be toggled to read both bytes within one conversion cycle. Refer to Table III for ideal output codes and Figure 2 for bit locations relative to the state of BYTE.

		DIGITAL OUTPUT BINARY TWO'S COMPLEMENT				
DESCRIPTION	ANALOG INPUT	BINARY CODE	HEX CODE			
Full-Scale Range	±10V					
Least Significant Bit (LSB)	305μV					
+Full Scale (10V - 1LSB)	9.999695V	0111 1111 1111 1111	7FFF			
Mid-scale	0V	0000 0000 0000 0000	0000			
One LSB below Mid-scale	–305μV	1111 1111 1111 1111	FFFF			
-Full Scale	-10V	1000 0000 0000 0000	8000			

Table III. Ideal Input Voltages and Output Codes.

### PARALLEL OUTPUT (After a Conversion)

After conversion 'n' is completed and the output registers have been updated,  $\overline{BUSY}$  (pin 26) will go HIGH. Valid data from conversion 'n' will be available on D15-D0 (pins 6-13 and 15-22).  $\overline{BUSY}$  going HIGH can be used to latch the data. Refer to Table IV and Figures 3 to 5 for timing specifications.

#### PARALLEL OUTPUT (During a Conversion)

After conversion 'n' has been initiated, valid data from conversion 'n - 1' can be read and will be valid up to  $7\mu s$  after the start of conversion 'n'. Do not attempt to read data from  $7\mu s$  after the start of conversion 'n' until  $\overline{BUSY}$  (pin 26) goes HIGH; this may result in reading invalid data. Refer to Table IV and Figures 3 to 5 for timing specifications.

**Note!** For the best possible performance, data should not be read during a conversion. The switching noise of the asynchronous data transfer can cause digital feedthrough degrading the converter's performance.

The number of control lines can be reduced by tying  $\overline{CS}$  LOW while using R/ $\overline{C}$  to initiate conversions and activate the output mode of the converter (see Figure 3).

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t <sub>1</sub>	Convert Pulse Width	40		7000	ns
t <sub>2</sub>	Data Valid Delay after R/C LOW			8	μs
t <sub>3</sub> t <sub>4</sub>	BUSY Delay from R/C LOW BUSY LOW			65 8	ns μs
t <sub>5</sub>	BUSY Delay after End of Conversion		220		ns
t <sub>6</sub>	Aperture Delay		40		ns
t <sub>7</sub>	Conversion Time		7.6	8	μs
t <sub>8</sub>	Acquisition Time			2	μs
t <sub>9</sub>	Bus Relinquish Time	10	35	83	ns
t <sub>10</sub>	BUSY Delay after Data Valid	50	200		ns
t <sub>11</sub>	Previous Data Valid after R/C LOW		7.4		μs
t <sub>7</sub> + t <sub>6</sub>	Throughput Time		9	10	μs
t <sub>12</sub>	$R/\overline{C}$ to $\overline{CS}$ Setup Time	10			ns
t <sub>13</sub>	Time Between Conversions	10			μs
t <sub>14</sub>	Bus Access Time and BYTE Delay	10		83	ns

TABLE IV. Conversion Timing.




FIGURE 2. Bit Locations Relative to State of BYTE (pin 23).






FIGURE 3. Conversion Timing with Outputs Enabled after Conversion (CS Tied LOW).




FIGURE 4. Using  $\overline{\text{CS}}$  to Control Conversion and Read Timing.




FIGURE 5. Using  $\overline{\text{CS}}$  and BYTE to Control Data Bus.





#### **INPUT RANGES**

The ADS7805 offers a standard  $\pm 10V$  input range. Figure 6 shows the necessary circuit connections for the ADS7805 with and without hardware trim. Offset and full-scale error<sup>(1)</sup> specifications are tested and specified with the fixed resistors shown in Figure 6b. Adjustments for offset and gain are described in the "Calibration" section of this data sheet.

The offset and gain are adjusted internally to allow external trimming with a single supply. The external resistors compensate for this adjustment and can be left out if the offset and gain will be corrected in software (refer to the "Calibration" section).

The nominal input impedance of  $23k\Omega$  results from the combination of the internal resistor network shown on the front page of the product data sheet and the external resistors. The input resistor divider network provides inherent overvoltage protection ensured to at least  $\pm 25 \text{V}$ . The 1% resistors used for the external circuitry do not compromise the accuracy or drift of the converter. They have little influence relative to the internal resistors, and tighter tolerances are not required.

NOTE: (1) Full-scale error includes offset and gain errors measured at both +FS and -FS.

# **CALIBRATION**

The ADS7805 can be trimmed in hardware or software. The offset should be trimmed before the gain since the offset directly affects the gain. To achieve optimum performance, several iterations may be required.

#### HARDWARE CALIBRATION

To calibrate the offset and gain of the ADS7805, install the proper resistors and potentiometers as shown in Figure 6a. The calibration range is  $\pm 15 \text{mV}$  for the offset and  $\pm 60 \text{mV}$  for the gain.

#### SOFTWARE CALIBRATION

To calibrate the offset and gain of the ADS7805 in software, no external resistors are required. See the "No Calibration" section for details on the effects of the external resistors. Range of offset and gain errors with and without external resistors is shown in Table V.

#### **NO CALIBRATION**

Figure 6b shows circuit connections. The external resistors shown in Figure 6b may not be necessary in some applications. These resistors provide compensation for an internal adjustment of the offset and gain which allows calibration with a single supply. The nominal transfer function of the ADS7805 will be bound by the shaded region (see Figure 7) with a typical offset of -30mV and a typical gain error of -1.5%. Refer to Table V for range of offset and gain errors with and without external resistors.

	WITH EXTERNAL RESISTORS	WITHOUT EXTERNAL RESISTORS	UNITS
BP0	-10 < BPO < 10 -30 < BPO < 30	-50 < BPO < -15 -150 < BPO < -45	mV LSBs
Gain Error	-0.5 < error < 0.5	-2 < error < -1	% of FSR

TABLE V. Offset and Gain Errors With and Without External Resistors.

a) ±10V With Hardware Trim	b) ±10V Without Hardware Trim
$\pm 10V \bigcirc \qquad \qquad \qquad 1 \\ \downarrow \qquad \qquad \qquad \qquad \qquad 1 \\ \downarrow \qquad \qquad$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

FIGURE 6. Circuit Diagram With and Without External Resistors.






FIGURE 7. Full-Scale Transfer Function.

# REFERENCE

The ADS7805 can operate with its internal 2.5V reference or an external reference. By applying an external reference to pin 5, the internal reference can be bypassed. The reference voltage at REF is buffered internally with the output on CAP (pin 4).

The internal reference has an 8 ppm/°C drift (typical) and accounts for approximately 20% of the full-scale error (FSE =  $\pm 0.5\%$  for low grade,  $\pm 0.25\%$  for high grade).

## **REF**

REF (pin 3) is an input for an external reference or the output for the internal 2.5V reference. A  $2.2\mu F$  capacitor should be connected as close to the REF pin as possible. The capacitor and the output resistance of REF create a low-pass filter to bandlimit noise on the reference. Using a smaller value capacitor will introduce more noise to the reference degrading the SNR and SINAD. The REF pin should not be used to drive external AC or DC loads.

The range for the external reference is 2.3V to 2.7V and determines the actual LSB size. Increasing the reference voltage will increase the full-scale range and the LSB size of the converter which can improve the SNR.

#### CAP

CAP (pin 4) is the output of the internal reference buffer. A  $2.2\mu F$  capacitor should be placed as close to the CAP pin as possible to provide optimum switching currents for the CDAC throughout the conversion cycle and compensation for the output of the internal buffer. Using a capacitor any smaller than  $1\mu F$  can cause the output buffer to oscillate and may not have sufficient charge for the CDAC. Capacitor values larger than  $2.2\mu F$  will have little effect on improving performance.

The output of the buffer is capable of driving up to 2mA of current to a DC load. DC loads requiring more than 2mA of current from the CAP pin will begin to degrade the linearity of the ADS7805. Using an external buffer will allow the internal reference to be used for larger DC loads and AC loads. Do not attempt to directly drive an AC load with the output voltage on CAP. This will cause performance degradation of the converter.

### I AYOUT

#### **POWER**

For optimum performance, tie the analog and digital power pins to the same +5V power supply and tie the analog and digital grounds together. As noted in the electrical specifications, the ADS7805 uses 90% of its power for the analog circuitry. The ADS7805 should be considered as an analog component.

The +5V power for the A/D converter should be separate from the +5V used for the system's digital logic. Connecting  $V_{DIG}$  (pin 28) directly to a digital supply can reduce converter performance due to switching noise from the digital logic. For best performance, the +5V supply can be produced from whatever analog supply is used for the rest of the analog signal conditioning. If +12V or +15V supplies are present, a simple +5V regulator can be used. Although it is not suggested, if the digital supply must be used to power the converter, be sure to properly filter the supply. Either using a filtered digital supply or a regulated analog supply, both  $V_{DIG}$  and  $V_{ANA}$  should be tied to the same +5V source.

#### **GROUNDING**

Three ground pins are present on the ADS7805. DGND is the digital supply ground. AGND2 is the analog supply ground. AGND1 is the ground which all analog signals internal to the A/D converter are referenced. AGND1 is more susceptible to current induced voltage drops and must have the path of least resistance back to the power supply.

All the ground pins of the A/D converter should be tied to the analog ground plane, separated from the system's digital logic ground, to achieve optimum performance. Both analog and digital ground planes should be tied to the "system" ground as near to the power supplies as possible. This helps to prevent dynamic digital ground currents from modulating the analog ground through a common impedance to power ground.

#### SIGNAL CONDITIONING

The FET switches used for the sample-and-hold on many CMOS A/D converters release a significant amount of charge injection which can cause the driving op amp to oscillate. The FET switch on the ADS7805, compared to the FET switches on other CMOS A/D converters, releases 5%-10% of the charge. There is also a resistive front end which attenuates any charge which is released. The end result is a minimal requirement for the anti-alias filter on the front end. Any op amp sufficient for the signal in an application will be sufficient to drive the ADS7805.

The resistive front end of the ADS7805 also provides an ensured  $\pm 25$ V overvoltage protection. In most cases, this eliminates the need for external input protection circuitry.

#### **INTERMEDIATE LATCHES**

The ADS7805 does have tri-state outputs for the parallel port, but intermediate latches should be used if the bus will be active during conversions. If the bus is not active during conversion, the tri-state outputs can be used to isolate the A/D converter from other peripherals on the same bus. Tri-state outputs can also be used when the A/D converter is the only peripheral on the data bus.

Intermediate latches are beneficial on any monolithic A/D converter. The ADS7805 has an internal LSB size of  $38\mu V.$  Transients from fast switching signals on the parallel port, even when the A/D converter is tri-stated, can be coupled through the substrate to the analog circuitry causing degradation of converter performance.



# **Revision History**

DATE	REVISION	PAGE	SECTION	DESCRIPTION					
10/06	D	3	Absolute Maximum Ratings	CAP and REF were switched.					
8/06	С	2	Package/Ordering Information	Corrected typos in ordering table.					

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.







15-Apr-2017

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ADS7805U	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR		ADS7805U B	Samples
ADS7805U/1K	ACTIVE	SOIC	DW	28	1000	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR		ADS7805U B	Samples
ADS7805U/1KE4	ACTIVE	SOIC	DW	28	1000	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-25 to 85	ADS7805U B	Samples
ADS7805UB	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR		ADS7805U B	Samples
ADS7805UB/1K	ACTIVE	SOIC	DW	28	1000	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR		ADS7805U B	Samples
ADS7805UBE4	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-25 to 85	ADS7805U B	Samples
ADS7805UBG4	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR		ADS7805U B	Samples
ADS7805UE4	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-25 to 85	ADS7805U B	Samples
ADS7805UG4	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR		ADS7805U B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



# PACKAGE OPTION ADDENDUM

15-Apr-2017

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Jul-2015

# TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
	В0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ı	P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS7805U/1K	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
ADS7805UB/1K	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 14-Jul-2015



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ADS7805U/1K	SOIC	DW	28	1000	367.0	367.0	55.0	
ADS7805UB/1K	SOIC	DW	28	1000	367.0	367.0	55.0	

DW (R-PDSO-G28)

# PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AE.



# DW (R-PDSO-G28)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.